Docket No.: 065933-00

PATENT

S PATENT AND TRADEMARK OFFICE

In re Application of

Customer Number: 20277

Ryosuke USUI, et al.

Confirmation Number: 3812

Application No.: 10/813,629

Group Art Unit: 2814

Filed: March 31, 2004

Examiner: Dilinh P. Nguyen

For:

SEMICONDUCTOR MODULE AND METHOD OF MANUFACTURING THE SAME

SUBMISSION OF CERTIFIED TRANSLATION OF PRIORITY DOCUMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

This application is entitled to have the benefit of an earlier filing date of March 31, 2003, based on Japanese patent application No. 2003-093324, pursuant to 35 U.S.C. §119. Applicant submits a certified English language translation of Japanese Application No. 2003-093324, filed March 31, 2003.

Respectfully submitted,

McDERMOTT WILL & EMERY

600 13th Street, N.W.

Washington, DC 20005-3096

Phone: 202.756.8000 SAB:TT:lnm

Facsimile: 202.756.8087 Date: March 25, 2008 WDC99 1546532-1.065933.0084

moki Tanida

Registration No. 60,453

Please recognize our Customer No. 20277

as our correspondence address.



VERIFICATION

I, Yoshihiro KATO, of 2-11-12, Ebisu-Nishi, Shibuya-ku, Tokyo 150-0021 JAPAN, hereby declare that I am conversant with Japanese and English languages and that I am the translator of the documents attached and certify that to the best of my knowledge and belief the attached is a true and correct translation of:

JPA (Japanese Patent Application) 2003-093324 filed on March 31, 2003

March 25, 2008

Yoshihiro KATO

Date



[Name of Document] Patent Application

[Reference Number] NQC1030014

[Date of Submission] March 31, 2003

[Addressee]

Commissioner of the Patent Office

5 [International Classification] H001L 21/56

[Inventor]

c/o Sanyo Electric Co., Ltd. [Address or Residence]

5-5, Keihan-Hondori 2-chome, Moriguchi-shi, Osaka Japan

[Name] Ryosuke USUI

10 [Inventor]

> [Address or Residence] c/o Sanyo Electric Co., Ltd.

> > 5-5, Keihan-Hondori 2-chome, Moriguchi-shi, Osaka Japan

[Name] Hideki MIZUHARA

[Applicant]

15 [Identification Number]

000001889

[Name of Applicant] Sanyo Electric Co., Ltd.

[Agent]

[Identification Number]

100105924

[Patent Attorney]

20 [Name] Sakaki Morishita

[Application Fee]

[Deposit Account Number] 091329

[Payment Fee]

JPY21,000

[List of Submitted Items]

25 [Name of Item] Specification

[Name of Item]

Drawing

1

[Name of Item] Abstract

[Name of Document] Specification

[Title of the Invention] SEMICONDUCTOR MODULE AND METHOD OF MANUFACTURING THE SAME

[Claims]

20

25

- 5 1. A semiconductor module comprising:
 - an insulating base material provided with a conductor circuit;

 a semiconductor chip formed on said insulating base material; and

 an insulator disposed in contact with said insulating base

 material and said semiconductor chip;
- wherein said insulating base material is provided with minute projections on a surface thereof that is in contact with said insulator.
 - 2. The semiconductor module as set forth in Claim 1, wherein said minute projections include a plurality of projections of 1 nm to 20 nm in average diameter.
- 3. The semiconductor module as set forth in Claim 1 or 2, wherein said minute projections include a plurality of projections formed in a number density of not less than $0.5 \times 10^3 \, \mu m^{-2}$.
 - 4. A semiconductor module comprising:

an insulating base material provided with a conductor circuit;

a semiconductor chip formed on said insulating base material; and an insulator disposed in contact with said insulating base material and said semiconductor chip;

wherein a value of y/x is not less than 0.4, where x represents a detected intensity at a binding energy of 284.5 eV and y represents a detected intensity at a binding energy of 286 eV, by an X-ray

photoelectric spectroscopy spectrum in the proximity of a surface of said insulating base material that is in contact with said insulator.

5. A semiconductor module comprising:

5

10

an insulating base material provided with a conductor circuit;

a semiconductor chip formed on said insulating base material; and

an insulator disposed in contact with said insulating base material and said semiconductor chip;

wherein an exposed region of said insulating base material in contact with said insulator makes a contact angle of 30 degrees to 120 degrees with respect to pure water.

- 6. The semiconductor module as set forth in Claims 1 through 5, wherein said semiconductor chip is a bare chip and said insulator is constituted essentially of a sealing resin for sealing said bare chip therein.
- 7. A method of manufacturing said semiconductor module set forth in any of Claims 1 through 6, comprising:

applying plasma processing to a surface of said insulating base material provided with a conductor circuit; and

forming a semiconductor chip and an insulator in contact with 20 said semiconductor chip on said insulating base material;

wherein said plasma processing is performed with a plasma gas containing an inert gas and without applying a bias to said insulating base material; and.

[Detailed description of the Invention]

[0001]

[Technical Field of the Invention]

The present invention relates to a semiconductor module provided with a semiconductor element and so on to be bonded to a circuit board etc., and to a method of manufacturing such semiconductor module.

[0002]

10

15

20

[Related art]

The ongoing progress in performance of portable electronic apparatuses such as a mobile phone, PDA, DVC, DSC, etc., which has been achieved under a constant pressure from the market to make such products smaller in dimensions and lighter in weight, has concurrently generated the increasing demand for a more highly integrated system LSI to meet such market requirement. Likewise, the market has also been requesting ease and simplicity in use from these electronic apparatuses, which in turn has been promoting the progress of an LSI in its functions and performance. Accordingly, while the number of I/Os has been increasing with the progress in integration grade of an LSI, a chip package itself has also been required to be smaller, resulting in a strong demand for development semiconductor package suitable for of а semiconductor components in high concentration on a circuit board, to satisfy the requirements in both ways. In an attempt to fulfill such requirements, various packaging techniques called a "CSP (Chip Size Package)" have been proposed.

25 [0003]

One of well-known examples of such packages is the BGA (Ball Grid Array). The BGA is made through mounting a semiconductor element on a package substrate, resin molding the substrate and placing solder balls according to an area shape on the other face of the substrate so that the solder balls work as an external terminal. Since the mounting area can be formed in a plane in a BGA process, it is relatively easy to miniaturize a package. Besides, when employing the BGA process limitation due to a narrow pitch is not imposed when designing a circuit board, which eliminates need of employing a high-precision packaging technique, therefore the mounting cost as a whole can be reduced despite using a rather expensive package.

[0004]

10

Fig. 1 shows a structure outline of a popular BGA. The BGA 100 is constituted of a glass epoxy substrate 106 on which an LSI chip 102 is mounted via an adhesion layer 108. The LSI chip 102 is molded in a sealing resin 110. The LSI chip 102 and the glass epoxy substrate 106 are electrically connected via a metal interconnect line 104. Solder balls 112 are aligned in an array on a rear face of the glass epoxy substrate 106. Via these solder balls 112, the BGA 100 is mounted on a printed circuit board.

[0005]

20

25

Patent document 1 refers to another example of the CSP. JP-A laid open No.2002-94247 discloses a system in package including a high-frequency LSI. This package is constituted of a base substrate provided thereon with a multilayer interconnect structure, on which a semiconductor element provided with the high-frequency LSI and so forth

is formed. The multilayer interconnect structure consists of layers such as a core substrate, a copper foil with a resin, etc.

[0006]

However, it has been difficult to satisfy with such conventional CSP the current high-level requirements for reduction in size and thickness as well as in weight of portable electronic apparatuses. An important reason is that a conventional CSP includes a substrate to carry a chip thereon. Because of the existence of the substrate, the entire package inevitably becomes thick, which naturally constitutes a critical disturbance against the attempt of reducing size, thickness and weight, and also against improvement of heat dissipation.

[0007]

The present applicant has conceived of a new package called ISB (Integrated System in Board; trademark) in view of the foregoing situation. The ISB is a unique coreless system in package that does not employ a core (base material) for supporting circuit components thereon despite having an interconnect pattern made of copper, when packaging electronic components provided with a semiconductor bare chip as a primary component. An example of such system in package is described in Patent Document 2.

[8000]

10

15

20

25

Fig. 2 shows a structure outline of an ISB. Though Fig. 2 only shows a single wiring layer for the sake of explicitness, actually a plurality of wiring layers is stacked. The ISB is provided with an LSI bare chip 201, a Tr bare chip 202 and a chip CR 203 connected via a wiring constituted of a copper pattern 205. The LSI bare chip 201 is

electrically connected via a gold wire bonding 204 with a lead electrode or a wiring. On a rear surface of the lead electrode or the wiring, solder balls 208 are formed. A conductive paste 206 is provided right under the LSI bare chip 201, via which the ISB is mounted on the printed circuit board. An entirety of the ISB is sealed in a resin package 207 made of an epoxy resin or the like.

[0009]

15

20

Such package offers the following advantages. [0010]

- 10 (i) Since coreless packaging can be executed, a transistor, an IC or an LSI can be made smaller and thinner.
 - (ii) Since it is possible to forma a circuit and build a package including everything from a transistor to a system LSI, and even a chip type condenser or resistance, a high-grade SIP (System in Package) can be accomplished.
 - (iii) Since semiconductor elements currently available can be combined, a system LSI can be developed in a short period.
 - (iv) Since a semiconductor bare chip is directly mounted on a copper material disposed right the chip, efficient heat dissipation can be achieved.
 - (v) Since a circuit wiring is made of copper without using a core material, a low dielectric constant circuit can be constituted and excellent characteristics can be achieved in high-speed data transmission or in a high-frequency circuit.
- 25 (vi) Since an electrode is embedded inside the package, particle contamination due to the electrode material can be restrained.

- (vii) The package size can be freely determined and an amount of waste per piece is only one tenth of a 64-pin SQFP package, which leads to alleviation of environmental impact.
- (viii) A system based on a new concept of a circuit board implemented with actual functions can be constituted, advancing from a printed circuit board simply for mounting components thereon.
 - (ix) Since pattern designing of the ISB is as easy as designing a printed circuit board, an engineer in an assembly manufacturer can design by him/herself.

10 [0011]

[Patent Document 1] JP-A laid open No.2002-94247

[Patent Document 2] JP-A laid open No.2002-110717

[0012]

[Problem to be solved]

In a package including the foregoing ISB and BGA, it is essential to secure sufficient adhesion between a substrate and a sealing resin layer for sealing an element therein. Insufficient adhesion at the interface results in significant degradation of the element performance. For example, moisture can intrude through the interface during for example a soldering step, and this results in significant degradation of the element.

[0013]

25

The perfection in interface adhesion is more strictly required especially from such a semiconductor module as an ISB, since it is not provided with a substrate. In ISB, the bare chip without resin sealing is directly mounted on the interconnect structure, so that the chip is

likely to be affected by moisture. As such, it is an essential technical issue in a semiconductor module having an ISB structure to upgrade the adhesion at the mentioned interface, to thereby sufficiently restrain moisture penetration.

5 [0014]

The present invention has been conceived in view of the foregoing situation, with an object to improve adhesion between an insulating base material and an insulator such as a sealing resin of a semiconductor element or an adhesive formed on the insulating base material, in a module including a semiconductor module.

[0015]

10

15

[Means to solve the problem]

According to the present invention, there is provided a semiconductor module comprising an insulating base material provided with a conductor circuit; a semiconductor element formed on the insulating base material; and an insulator disposed in contact with the insulating base material and the semiconductor element; wherein the insulating base material is provided with minute projections on a surface thereof that is in contact with the insulator.

20 [0016]

Such semiconductor module offers excellent adhesion at an interface between an insulating base material and an insulator, because of the minute projections formed on a surface of the insulating base material that is in contact with the insulator.

25 [0017]

It is preferable that the minute projections include a plurality of projections of 1 nm to 20 nm in average diameter. Also, a number density of the projections is preferably not less than 0.5 x $10^3 \ \mu m^{-2}$, more preferably in a range of 0.8 x $10^3 \ \mu m^{-2}$ to $2.0 \ x \ 10^3 \ \mu m^{-2}$. Particularly, a range of $1.6 \ x \ 10^3 \ \mu m^{-2}$ to $2.0 \ x \ 10^3 \ \mu m^{-2}$ is most preferable. With such minute projections, the adhesion at an interface between the insulating base material and the insulator can be more prominently improved.

[0018]

10

15

20

25

According to another aspect of the present invention, there is provided a semiconductor module comprising an insulating base material provided with a conductor circuit; a semiconductor element formed on the insulating base material; and an insulator disposed in contact with the insulating base material and the semiconductor element; wherein a surface of the insulating base material in contact with the insulator is constituted essentially of an epoxy resin; and a value of y/x is not less than 0.4, where x represents a detected intensity at a binding energy of 284.5 eV and y represents a detected intensity at a binding energy of 286 eV, by an X-ray photoelectric spectroscopy spectrum in the proximity of a surface of the insulating base material that is in contact with the insulator.

[0019]

Here, the binding energy of 286 eV is imputed to a Cls electron that forms a C=O bond. On the other hand, the binding energy of 284.5 eV is imputed to a Cls electron that forms a C-O bond or a C-N bond. By adjusting such that a ratio of these electrons satisfy the foregoing

condition, the adhesion at an interface between the insulating base material and the insulator can be significantly improved. By the way, an upper limit of the y/x value may be set at 3, for example. [0020]

According to another aspect of the present invention, there is provided a semiconductor module comprising an insulating base material provided with a conductor circuit; a semiconductor element formed on the insulating base material; and an insulator disposed in contact with the insulating base material and the semiconductor element; wherein an exposed region of the insulating base material in contact with the insulator makes a contact angle of 30 degrees to 70 degrees with respect to pure water.

[0021]

5

10

As a result of employing a resin material that makes such a contact angle, the adhesion at an interface between the insulating base material and the insulator can be significantly improved.

[0022]

The above semiconductor module can be obtained through, for example, plasma processing under a specific condition where a bias is not applied.

[0023]

20

25

According to the present invention, there is provided a method of manufacturing the foregoing semiconductor module comprising applying plasma processing with a plasma gas containing an inert gas to a surface of the insulating base material provided with a conductor circuit without applying a bias to the insulating base material; and forming a

semiconductor element and an insulator in contact with the semiconductor element on the insulating base material.

[0024]

Executing the plasma processing in such manner permits stabilized production of a semiconductor module that offers excellent adhesion at an interface between the insulating base material and the insulator. By the way, the term of "bias" used herein does not include a self bias of the substrate.

[0025]

The present invention becomes more effective by employing a bare chip as the semiconductor element, and a sealing resin for sealing the bare chip therein as the insulator. While such constitution permits achieving a thin and lightweight package, it is prone to incur faulty adhesion between an insulating base material and a sealing resin, however the present invention effectively solves such problem.

[0026]

In the present invention, the "conductor circuit" means a circuit provided with a copper interconnect etc. formed inside or on a surface of a base material. The "insulating base material" herein means an insulative base material supporting a semiconductor element and a conductor circuit connected thereto, and the "insulator" means for example a sealing resin for sealing therein a semiconductor element provided on an insulating base material, or an insulating layer or an adhesive, etc. disposed between an insulating base material and a semiconductor element.

[0027]

20

25

[Embodiment]

First Embodiment

Now preferable embodiments of the present invention will be described referring to a semiconductor module having the foregoing ISB structure. Figs. 4A and 4B are schematic cross-sectional views showing a semiconductor module according to this embodiment. This semiconductor module is constituted of a multilayer interconnect structure including a plurality of interconnect layers respectively consisting of an interlayer dielectric film 405 and a copper interconnect 407 and provided with a solder resist layer 408 on an uppermost layer thereof, and of an element 410a and 410b formed on a surface of the solder resist layer 408. On a rear surface of the multilayer interconnect structure, solder balls 420 are provided. The elements 410a and 410b are molded in a molding resin 415. Referring to Fig. 4B, a dummy interconnect 435 made of a metal material is further provided to the structure of Fig. 4A. The dummy interconnect 435 serves to improve adhesion between the multilayer interconnect structure and the molding resin 415.

[0028]

10

15

20

Referring to a mounting method of the element 410a, while Figs. 4A and 4B represent a wire bonding method it is also possible to adopt a flip-chip mounting by which the element 410a is disposed face down, as shown in Figs. 10A and 10B.

[0029]

In the conventional semiconductor module shown in Fig. 1, the
LSI chip 102 is constituted of a bare chip sealed in by a sealing resin.
By contrast, in the semiconductor module of Figs. 4A and 4B, the element

410a is a bare chip not sealed in by a sealing resin. Accordingly, it is essential to take an efficient measure against moisture. In case where delamination takes place at an interface between the molding resin 415 and the multilayer interconnect structure, moisture can intrude through such point during for example a soldering step, and the bare chip may be directly exposed to moisture. This results in significant degradation of the chip performance. As such, it is an essential technical issue in a semiconductor module having an ISB structure as shown in Figs. 4A and 4B, to upgrade the adhesion at the mentioned interface, to thereby sufficiently restrain moisture penetration.

[0030]

10

15

20

25

With an object to solve the foregoing problem, plasma processing under a specific condition has been adopted in this embodiment, to modify a surface of the solder resist layer 408. Specifically, minute projections have been formed on a surface of the solder resist layer 408 that is to be in contact with the molding resin 415. Also, such surface of the solder resist layer 408 has been processed such that a value of y/x becomes not less than 0.4, where x represents a detected intensity at a binding energy of 284.5 eV and y represents a detected intensity at a binding energy of 286 eV in an X-ray photoelectric spectroscopy spectrum.

[0031]

Further, an exposed region of the solder resist layer 408 that is to make contact with the molding resin 415 has been processed so as to form a contact angle of 30 degrees to 70 degrees with respect to pure water.

[0032]

For constituting the solder resist layer 408, interlayer dielectric film 405 and the molding resin 415, a resin material can be independently selected for the respective items, for example out of a melamine derivative such as a BT resin, or a thermosetting resin such as a liquid crystal polymer, epoxy resin, PPE resin, polyimide resin, fluorine resin, phenol resin, polyamide-bis-maleimide, etc. Among the foregoing, a liquid crystal polymer, epoxy resin, or a melamine derivative such as a BT resin is preferably employed because of excellent high-frequency characteristics. A filler or an additive may be added to such resin as the case may be.

[0033]

10

15

20

25

For constituting an insulating base material according to the present invention, it is preferable to employ an epoxy resin, a BT resin, or a liquid crystal polymer. Employing such resin facilitates production of a semiconductor module having excellent high-frequency characteristics and high reliability.

[0034]

A method of manufacturing the semiconductor module shown in Fig. 4A will now be described referring to Figs. 5A to 7B. Firstly a conductive coating 402 is selectively formed on a predetermined region of a surface of a metal foil 400 as shown in Fig. 5A. Practically, after coating the metal foil 400 with a photoresist 401, electrolytic plating is performed to form the conductive coating 402 on an exposed surface of the metal foil 400. The conductive coating 402 may be formed in a thickness of for example 1 to 10µm. To form the conductive coating

402 it is preferable to employ gold or silver which is highly adhesive with a brazing material such as a solder, because the conductive coating 402 is to serve as a rear electrode of the semiconductor module when the module is completed. Thereafter, the photoresist 401 is removed.

5 [0035]

10

15

20

Thereafter, a first interconnect pattern layer is formed on the metal foil 400 as shown in Fig. 5B. Firstly chemical polishing is executed on a surface of the metal foil 400 for cleaning and surface Then a thermosetting resin is applied so as to cover all over the conductive coating 402 on the metal foil 400, and heat curing is executed to form a film having a plane surface. A via hole of approx. $100 \ \mu m$ in diameter and deep enough to reach the conductive coating 402is then formed in such film. To form the via hole, laser processing is employed in this embodiment, while it is also possible to perform mechanical processing, chemical etching utilizing a chemical solution, or dry etching utilizing plasma. Then after removing etching residue by laser irradiation, a copper plated layer is formed all over so as to fill the via hole. Thereafter etching is performed on the copper plated layer utilizing a photoresist as the mask, to form an interconnect 407 made of copper. To be more detailed, for example a chemical etching solution may be sprayed over a portion exposed through the photoresist to etch-remove unnecessary copper foil, thus to form an interconnect pattern.

[0036]

25 Through repetitions of the foregoing steps of forming the interlayer dielectric film 405, forming the via hole, forming the

copper plated layer and patterning on the copper plated layer, a multilayer interconnect structure including stacked interconnect layers respectively constituted of the interconnect 407 and the interlayer dielectric film 405 can be formed as shown in Fig. 5C.

5 [0037]

10

15

20

Now referring to Fig. 6A, after forming a solder resist layer 408 laser processing is executed to form a contact hole 421 in the solder resist layer 408. To constitute the solder resist layer 408, a filler-containing epoxy resin-based dielectric film is employed. To form the contact hole 421 laser processing is employed in this embodiment, while it is also possible to perform mechanical processing, chemical etching utilizing a chemical solution, or dry etching utilizing plasma. Then etching residue is removed by plasma irradiation. In this embodiment a plasma gas containing argon and oxygen is employed for the plasma processing.

[0038]

Conditions of the plasma irradiation are to be appropriately determined according to a type of resin material to be used, so that a surface layer having the morphological characteristics and resin characteristics described earlier can be attained. Meanwhile, it is preferable not to apply a bias to the substrate. For example, it is preferable to set the following conditions.

Bias: Not applied

Plasma gas: Argon 10 to 20 sccm, oxygen 0 to 10 sccm

25 [0039]

As a result of such plasma irradiation, etching residue on a surface of the interconnect 407 can be removed, and also a surface of the solder resist layer 408 can be modified so as to form a surface layer having the foregoing morphological characteristics and resin characteristics.

[0040]

10

15

20

Thereafter, the elements 410a and 410b are mounted on the solder resist layer 408 as shown in Fig. 6B. A semiconductor element such as a transistor, a diode, an IC chip, etc. or a passive element such as a chip condenser, a chip resistance and so on may be used as the element 410. Also, a face-down semiconductor element as those used in a CSP or BGA etc. can also be mounted. In the structure shown in Fig. 6B, the element 410a is a bare semiconductor element (transistor chip) and the element 410b is a chip condenser. These elements are adhered to the solder resist layer 408. Under such state, the plasma processing is executed again. Conditions of the plasma irradiation are to be appropriately determined according to a type of resin material to be used, so that a surface layer having the morphological characteristics and resin characteristics described earlier can be attained. Meanwhile, it is preferable not to apply a bias to the substrate. For example, it is preferable to set the following conditions.

Bias: Not applied

Plasma gas: Argon 10 to 20 sccm, oxygen 0 to 10 sccm [0041]

As a result of such plasma irradiation, etching residue on a surface of the interconnect 407 can be removed, and also a surface of

the solder resist layer 408 can be modified so as to form a surface layer having the foregoing morphological characteristics and resin characteristics.

[0042]

5

10

20

25

Then after connecting the element 410a with the interconnect 407 using the gold wiring 412 through the via hole already formed, these are molded in the molding resin 415. Fig. 7A shows a state where the molding has been completed. The step of molding the semiconductor element is simultaneously performed using a die with respect to a plurality of modules being formed on the metal foil 400. This step can be carried out by transfer molding, injection molding, potting or dipping process. Referring to a resin material, a thermosetting resin such as an epoxy resin can be employed for transfer molding or potting process, and a thermoplastic resin such as a polyimide resin, polyphenylenesulfide, etc. can be used for injection molding.

[0043]

Referring now to Fig. 7B, the metal foil 400 is removed from the multilayer interconnect structure, to form solder balls 420 on a rear surface thereof. The removal of the metal foil 400 can be executed by polishing, grinding, etching, metal evaporation by laser, etc. In this embodiment the following method is adopted. An entire surface of the metal foil 400 is scraped by approx. 50 µm by a polishing or grinding apparatus, and chemical wet etching is executed over the remaining metal foil 400 for removal. It is also possible to remove an entirety of the metal foil 400 by wet etching. Through such steps, a rear surface of the interconnect 407 of the first layer is exposed on a rear face of the

module opposite to the side where the semiconductor elements are mounted. As a result, the module thus manufactured according to this embodiment obtains a plane rear surface, which offers an advantage in processing that the module can horizontally move as it is owing to surface tension of the solder etc. and can easily self-align when mounting the semiconductor module. Then a conductive material such as a solder is placed on the exposed conductive coating 402 to form the solder balls 420, to thereby complete a formation process of the semiconductor module. Upon cutting the wafer by dicing, a semiconductor module chip can be The metal foil 400 serves as a supporting substrate until obtained. being removed as described above. The metal foil 400 also serves as an electrode in the electrolytic plating process for forming interconnect 407. Further, the metal foil 400 can improve work efficiency when carrying the module to a die and mounting the module on the die, in the molding process using the molding resin 415. way, the semiconductor module having the structure shown in Fig. 4A is obtained.

[0044]

10

15

Referring to such semiconductor module, since argon plasma 20 processing is executed on the solder resist layer 408 for surface modification in the step of Fig. 6B, the interface adhesion between the solder resist layer 408 and the molding resin 415 is significantly improved. As a result, reliability of the semiconductor module can be substantially improved.

25 [0045]

Second Embodiment

In the first embodiment the element 410a and the element 410b are adhered by soldering to the solder resist layer 408, however it is also possible to adhere the element with an adhesive instead of by soldering. In this case the solder resist layer 408 may be omitted.

5 [0046]

10

15

20

25

[0048]

Figs. 9 shows a structure in which the elements are directly adhered to the interconnect without forming a solder resist layer. The multilayer interconnect structure itself is similar to that presented in the first embodiment. In this embodiment, the interlayer dielectric film 405 is constituted of an epoxy resin.

[0047]

The above semiconductor module can be manufactured in the following steps. Firstly the steps up Fig. 5C are carried out. Then the element 410a and the element 410b are adhered with an adhesive as shown in Fig. 8. At this stage plasma processing is executed on the surface where the elements are provided. The plasma processing is to be executed in similar conditions to those of the first embodiment. As a result of the plasma irradiation a surface of the interconnect 407 is cleaned, thereby achieving secure connection of the elements 410a, 410b and the interconnect 407. Also, concurrently a surface of the interlayer dielectric film 405 is modified by the plasma processing, such that a surface layer having the foregoing morphological characteristics and resin characteristics is formed.

Then after connecting the element 410a with the interconnect 407 using the gold wiring 412, these are molded in the molding resin 415.

At this stage the semiconductor module shown in Fig. 9A is obtained. Referring to this semiconductor module, since argon plasma processing is executed on the interlayer dielectric film 405 for surface modification in the step of Fig. 8, the interface adhesion between the interlayer dielectric film 405 and the molding resin 415 is significantly improved. As a result, reliability of the semiconductor module can be substantially improved.

[0049]

Example

Dy Nippon Steel Chemical Co., Ltd.) to a surface of a copper foil, patterning was executed to expose a portion of the copper foil surface. Then argon plasma processing was executed on an entire area including the exposed copper foil and the dry film resist surface. Two types of specimens have been made from different oxygen concentration in the plasma gas.

[0050]

Bias: Not applied

Plasma gas: Specimen 1 - Argon 10 sccm, oxygen 0 sccm

20 Specimen 2 - Argon 10 scam, oxygen 10 scam

RF power (W): 500

Pressure (Pa): 20

Duration (sec): 20

The dry film resist surface has been observed before and after
the plasma irradiation through a scanning electronic microscope. The
results are shown in Figs. 11 to 13. Fig. 11 shows the appearance of

the specimen 1, Fig. 12 that of the specimen 2, and Fig. 13 the appearance before plasma irradiation. It has been proven that a multitude of minute projections is formed on the resin surface by plasma irradiation. Then an average diameter and density of the minute projections have been measured based on the image data obtained from the observation through the scanning electronic microscope. The density has been worked out through measuring the number of the minute projections along a 1 µm-long line (line density) and calculating the square of such number. The results are given below.

10 Specimen 1

Average diameter: 4 nm

Number density: 1.2×10^3 pieces/ μ m²

Specimen 2

Average diameter: 4 nm

Number density: $1.6 \times 10^3 \text{ pieces/µm}^2$

[0051]

20

25

Thereafter, X-ray photoelectron spectroscopy has been executed with respect to the specimens 1 and 2. The result is shown in Fig. 14. In Fig. 14, data of the film surface before the argon plasma irradiation is also shown as a reference, in addition to data of the specimens 1 and 2. In view of Fig. 14 it is evident that an intensity originating from a C=O bond at 286eV is increasing while an intensity originating from a C-O or C-N bond at 284.5eV is decreasing because of the plasma irradiation. A value of y/x of the module according to this example, where x represents an intensity originating from a C-O or C-N bond at

284.5 eV and y represents an intensity originating from a C=O bond at 286 eV, has proved to be approx. 0.44 with both specimens 1 and 2. [0052]

Finally a contact angle has been measured with respect to the specimens 1 and 2. A droplet of pure water was dropped on the film surface, and form of the droplet has been observed through a magnifier to measure the contact angle. The measurement of the contact angle was carried out two days after making up the specimens. The contact angle values are given below.

Specimen 1: 52.0 degrees

Specimen 2: 53.6 degrees

[0053]

10

15

20

A semiconductor module has been made up through the steps described in the first embodiment, utilizing a similar film to the specimens 1 and 2 and executing a similar plasma processing to that applied to the same specimens. Accordingly such semiconductor module is provided with the dry film resist according to the specimens 1 and 2 serving as the solder resist layer, on a surface of which a semiconductor element is mounted. Upon evaluating this semiconductor module, the module has proved to have excellent heat cycle resistance, and also has achieved an excellent result from a pressure cooker test.

[Effect of the invention]

According to the present invention, the semiconductor module

25 having an excellent adhesion between an insulating base material and an
insulator provided thereon can be obtained.

[Brief description of the drawings]

10

25

- Fig. 1 is a schematic perspective view showing a structure of a BGA;
- Fig. 2 is a schematic perspective view showing a structure of an 5 ISB (trademark);
 - Figs. 3A and 3B are plans views showing a manufacturing process of the BGA and the ISB(trademark);
 - Figs. 4A and 4B are schematic cross-sectional views showing a structure of a semiconductor module according to a first embodiment of the present invention;
 - Figs. 5A to 5C are schematic cross-sectional views showing a manufacturing process of a semiconductor module according to the first embodiment;
- Figs. 6A and 6B are schematic cross-sectional views showing a manufacturing process of a semiconductor module according to the first embodiment;
 - Figs. 7A and 7B are schematic cross-sectional views showing a manufacturing process of a semiconductor module according to the first embodiment;
- 20 Fig. 8 is a schematic cross-sectional view showing a manufacturing process of a semiconductor module according to a second embodiment;
 - Figs. 9A and 9B are schematic cross-sectional views showing a manufacturing process of a semiconductor module according to the second embodiment;

Figs. 10A and 10B are schematic cross-sectional views showing a structure of a semiconductor module according to the second embodiment;

Fig. 11 shows a film surface viewed after plasma processing through a scanning electronic microscope;

Fig. 12 shows a film surface viewed after plasma processing through a scanning electronic microscope;

Fig. 13 shows a film surface viewed before plasma processing through a scanning electronic microscope;

Fig. 14 is a graph showing a result of X-ray photoelectron spectroscopy of a film surface after plasma processing;

[Description of the Symbols]

400 metal foil

401 photoresist

402 conductive coating

15 405 interlayer dielectric film

407 copper interconnect

408 solder resist layer

410a elements

410b elements

20 412 gold wiring

415 molding resin

420 solder balls

421 contact hole

435 dummy interconnect

25

[Name of the Document]

Abstract

[Abstract]

[Problem]

5

10

15

In a semiconductor module, adhesion between an insulating base material and an insulator provided on the insulating base material, for example a sealing resin of the semiconductor element, is to be improved.

[Means for Solving the Problem]

A plurality of interconnect layers, each including an interlayer dielectric film 405 and a copper interconnect 407, is stacked and a solder resist layer 408 is formed on an uppermost layer. Elements 410a and 410b are formed on a surface of the solder resist layer 408. The elements 410a and 410b are molded in a molding resin 415. The surface of the solder resist layer 408 is modified by plasma processing under a specific condition so that minute projections are formed thereon. Such surface of the solder resist layer 408 is processed such that a value of y/x becomes not less than 0.4, where x represents a detected intensity at a binding energy of 284.5 eV and y represents a detected intensity at a binding energy of 286 eV, by an X-ray photoelectric spectroscopy spectrum.

20 [Selected Figure] 4



[Name of the Document]

Abstract

[Abstract]

[Problem]

5

10


15


In a semiconductor module, adhesion between an insulating base material and an insulator provided on the insulating base material, for example a sealing resin of the semiconductor element, is to be improved.

[Means for Solving the Problem]

A plurality of interconnect layers, each including an interlayer dielectric film 405 and a copper interconnect 407, is stacked and a solder resist layer 408 is formed on an uppermost layer. Elements 410a and 410b are formed on a surface of the solder resist layer 408. The elements 410a and 410b are molded in a molding resin 415. The surface of the solder resist layer 408 is modified by plasma processing under a specific condition so that minute projections are formed thereon. Such surface of the solder resist layer 408 is processed such that a value of y/x becomes not less than 0.4, where x represents a detected intensity at a binding energy of 284.5 eV and y represents a detected intensity at a binding energy of 286 eV, by an X-ray photoelectric spectroscopy spectrum.

20 [Selected Figure] 4








FIG.4A




FIG.4B





FIG.5A






FIG.5C





FIG.6A






FIG.7A




FIG.7B




FIG.8




FIG.9A




FIG.9B




FIG.10A




FIG.10B




FIG.11




FIG.12




FIG.13




FIG.14

